



# Plan for Hardware Aspects of Certification

for the

**<Company Name> <Program Name>**

Document No: <Doc Number>

Revision: -

_____	_____
<Name>, Program Manager	Date
_____	_____
<Name>, Technical Project Lead	Date
_____	_____
<Name>, Engineer	Date
_____	_____
<Name>, Process Assurance Engineer	Date

### Notice

This document and the information contained herein are the property of <company name>. Any reproduction, disclosure or use thereof is prohibited except as authorized in writing by <company name>. Recipient accepts the responsibility for maintaining the confidentiality of the contents of this document.



## Table of Contents

<b>1.0</b>	<b>INTRODUCTION</b>	<b>8</b>
1.1	Purpose .....	8
1.2	Scope .....	8
1.3	Definitions.....	8
1.4	Part Number and Nomenclature .....	9
1.5	Deviations.....	9
1.6	Team Members & Organization .....	10
1.6.1	Program Manager	11
1.6.2	Hardware Engineering	11
1.6.3	Independent Verification and Validation (V&V)	11
1.6.4	Hardware Configuration Management	12
1.6.5	Hardware Process Assurance	12
1.6.6	FAA Hardware Designated Engineering Representative	13
1.6.7	Signature Authority Explained	13
1.7	Acronyms and Abbreviations.....	14
1.8	Applicable Documents.....	15
1.8.1	External Documents	15
1.8.2	Internal Documents	16
<b>2.0</b>	<b>SYSTEM OVERVIEW</b>	<b>19</b>
2.1	System Top Level Block Diagram .....	19
2.2	List of Major Functions Allocated to System-Level Hardware .....	20
2.2.1	List of Major Functions Allocated to Complex Hardware	20
2.3	List of Major Functions Allocated to Software .....	20
2.3.1	DSP #1	20
2.3.2	Microcontroller #1	20
2.4	System Functional Description .....	20
2.4.1	System Failure Conditions	21
<b>3.0</b>	<b>HARDWARE OVERVIEW</b>	<b>23</b>
3.1	Hardware Functions.....	23
3.1.1	Keypad Entry Panel	25
3.1.2	Display Panel	25
3.1.3	PIC Controller Interface & Fault Monitoring	25
3.1.4	PIC Controller & ARINC 429 FPGA Interface	26
3.2	Hardware Design Assurance Level Determination .....	27
3.3	Hardware Safety and Partitioning .....	28
3.4	Hardware Device Characteristics .....	28
3.4.1	Complexity Assessment	28
3.4.2	Description of FPGA Device #1	29
3.4.3	FPGA Device #2	30
3.5	COTS Components .....	30
3.6	Previously Developed Hardware .....	30
<b>4.0</b>	<b>HARDWARE DESIGN LIFE CYCLE</b>	<b>31</b>

4.1	Overview of Hardware Life Cycle Processes and Activities.....	31
4.2	System Processes .....	32
4.3	Planning.....	33
4.3.1	Activities	33
4.3.2	Documents and Data	33
4.3.3	Transition Criteria and Reviews	34
4.3.4	Supporting Processes for Planning	34
4.3.5	Technical Interfaces for Planning	35
4.3.6	Planning Process Tool Usage	36
4.4	Requirements Capture .....	37
4.5	Conceptual Design .....	37
4.6	Detailed Design .....	37
4.7	Hardware Implementation.....	38
4.8	Hardware Testing.....	38
4.8.1	Incremental Hardware Build & Test	38
4.8.2	“Formal” Verification and Hardware Testing	39
4.9	Hardware Production Transition .....	39
4.10	Supporting Processes .....	39
4.10.1	Validation and Verification	40
4.10.2	Configuration Management	43
4.10.3	Process Assurance	45
4.10.4	Certification Liaison	47
<b>5.0</b>	<b>CERTIFICATION CONSIDERATIONS</b>	<b>50</b>
5.1	Certification Basis and Means of Compliance.....	50
5.2	Issue Papers and Certification Review Items (CRI) .....	50
5.3	Compliance Matrix.....	50
5.4	Special Compliance Considerations.....	59
5.4.1	Previously Developed Hardware & Product Service Experience	61
5.4.2	COTS IP Cores	62
5.4.3	Commercial Off the Shelf Components (COTS)	64
5.4.4	Equipment and Circuit Board Assemblies	66
5.4.5	Multi-Core Processors	66
5.4.6	Simple Electronic Hardware (SEH)	69
5.4.7	Modifiable Custom Micro-Coded Components	70
5.4.8	Safety Monitoring Hardware	70
5.4.9	Partitioning (Multi-DAL)	70
5.4.10	Single Event Upset (SRAM)	70
5.4.11	Formal Methods and Model Based Design	71
5.4.12	Supplier Management - Domestic / Off-Shore Supplier	72
5.4.13	International Certification (EASA, TCCA, etc.)	72
5.4.14	Open Problem Report Management	72
5.5	Tool Assessment and Qualification.....	73
5.5.1	Development Tools	74
5.5.2	Verification Tools	75
5.5.3	Tool Qualification Data	76
5.6	Alternative Methods.....	76
5.7	Certification Schedule.....	76
<b>Appendix A</b>	<b>LOFI Calculation</b>	<b>79</b>

### List of Figures

Figure 1-1. Program Organization Chart .....	10
Figure 2-1. System Level Block Diagram .....	19
Figure 2-2. System Functional Diagram.....	21
Figure 3-1. Hardware Functions .....	23
Figure 3-2. Computation .....	24
Figure 3-3. Headcount Computation Truth Table .....	24
Figure 3-4. Entry/Exit Sensor.....	24
Figure 3-5. Keypad Entry Panel .....	25
Figure 3-6. Display Panel .....	25
Figure 3-7. PIC Controller and Fault Monitoring .....	25
Figure 3-8. PIC Controller and ARINC 429 .....	26
Figure 3-9. ARINC 429 State Machine .....	27
Figure 4-1. Hardware Life Cycle Processes and Activities .....	32
Figure 4-2. Reviews during Hardware Life Cycle Processes .....	43

### List of Tables

Table 1-1. Definitions .....	9
Table 1-2. Part Number and Nomenclature .....	9
Table 1-3. Team Members and Signature Authority .....	10
Table 1-4. External Documents .....	15
Table 1-5. Internal Documents Related to the System .....	16
Table 1-6. Internal Documents Related to this Hardware Item .....	16
Table 2-1. System Failure Conditions.....	21
Table 3-1. Complexity Assessment Criteria.....	29
Table 4-1. Roles and Responsibilities for Planning.....	35
Table 4-2. Planning Process Tools.....	36
Table 5-1. List of Compliance Documents .....	50
Table 5-2. List of Issue Papers and CRI's.....	50
Table 5-3. DO-254 Compliance Matrix.....	51
Table 5-4. Special Considerations That Need to be Addressed .....	60
Table 5-5. COTS IP Objectives to be Met.....	62
Table 5-6. COTS Objectives to be Met.....	65
Table 5-7. Multi-Core Processor Objectives to be Met.....	66
Table 5-8. Hardware Development Tools .....	74
Table 5-9. Hardware Verification Tools.....	75
Table 5-10. Certification Activities and Schedule .....	77

## 1.0 INTRODUCTION

*This is a self-educating template. Note that blue italicized font is “Comment” text – it is instructional text used to educate the user of this template about DO-254 and how to use this template in terms of the intent or types of content required for a section. **This text should be deleted once this template is turned into a real project document.** Standard text provides sample content (and/or example content) that can sometimes be used but must usually be customized for the specific project.*

*This PHAC document summarizes the processes used to develop, design, verify and control the applicable hardware during the planning, development, verification, and production phases. References are made to the relevant planning, requirements, design, production, verification and configuration control documents and data. The purpose of this document is to communicate how the pertinent objectives of DO-254 and other certification criteria will be met and reviewed for FAA/EASA (or other) certification/approval.*

*You need to tailor the content of this PHAC based on the DAL of your project. Refer to Table 5-3. DO-254 Compliance Matrix” to help you do this.*

*Note that all the relevant figures in this template set are available for editing and provided in the free “drawio” format as part of this template set.*

*Also note that any place where there is a document name or “<doc-ref#>,” ensure you replace these with the appropriate name/document reference as per your company standards.*

### 1.1 Purpose

This Plan for Hardware Aspects of Certification (PHAC) defines the processes, procedures, methods, and standards to be used and the life cycle data to be produced to satisfy the objectives of DO-254 and any additional objectives required to satisfy the certification basis of the aircraft. Once approved, this PHAC represents an agreement between the applicant and the customer and/or certification authority.

### 1.2 Scope

*Note that you can choose to create a PHAC for any level of hardware item (i.e., FPGA, board, etc.) and combine (or not) multiple hardware items into one plan. Just be very clear of the scope. Also note that Order 8110.105A and AMC 20-152A both clarify that it is no longer just “custom microcoded components” but also any digital or analog custom chips, boards, COTs, COTS IP, etc. that fall under the scope of DO-254.*

This plan will be used by the customer and/or certification authority to determine if the Hardware Life Cycle Process is commensurate with the rigor required for the level of the hardware being developed. The hardware item described within the scope of this document is an FPGA *<or multiple FPGAs or other components, or board, or ...>*. Once approved, it is implemented during the hardware life cycle development and supporting processes. This Plan for Hardware Aspects of Certification complies with the documentation requirements of RTCA/DO-254, Section 10.1.1.

### 1.3 Definitions

*Modify this to include the terms used in your project.*

The following table defines the key terms used in this project.

**Table 1-1. Definitions**

Definition	Meaning
COTS IP	As per AMC 20-152A: IP refers to design functions (design modules or functional blocks, including IP libraries) used to design and implement a part of or a complete custom device such as a PLD, FPGA, or ASIC. IP is considered to be commercial off-the-shelf intellectual property, i.e. 'COTS IP', when it is a commercially available function, used by a number of different users, in a variety of applications and installations.
<Term 2>	<definition>
<Term 3>	<definition>
<Term 4>	<definition>

## 1.4 Part Number and Nomenclature

*Update with your own PN and nomenclature information.*

This section includes the Part Number(s) of the AEH device covered by this PHAC.

**Table 1-2. Part Number and Nomenclature**

Part Number	Nomenclature
PC-XY-1234-56_FH	Flight Hardware
<next applicable PN>	<PN Description>

## 1.5 Deviations

*DO-254 acknowledges that from time to time you will want to deviate from the agreed to and approved plans. When this happens a defined method for how these deviations will be communicated and agreed should be defined. This section provides an example concept for how a company could chose to do this. Modify this section with the method you determine best suited for your company.*

Deviations to this plan once it is approved will be documented in problem reports (PRs) against this PHAC or any other lower level affected plan or standards document. Deviation PRs will be communicated to the authority responsible for approving the deviation. This PR will contain the "is" and "was" changes for the deviation to the plan, standard, or process. Deviations that are deemed "significant" will result in an update to this plan and a resubmittal for approval. Significant changes to plans are those that affect tool qualification, design and verification methodologies, and life cycles such that a different methodology is used.

## 1.6 Team Members & Organization

List all team members involved in the project, identifying those with signature authority, and provide an organization structure demonstrating independence among the pertinent functions. The text provided describes the typical job descriptions and responsibilities but should be updated to reflect those in your organization who are involved in your program.

The Organization Chart shown in Figure 1-1 depicts the high-level organization involved in this program.




Figure 1-1. Program Organization Chart

The scope of this project is an FPGA, which is a component of a larger hardware project involving a circuit board assembly (CBA). The project team for the FPGA will communicate and work with the CBA team as needed. The FPGA engineering, verification, Process Assurance, and Configuration Management is being handled by a sub-contractor (Patmos Engineering Services). See Section 5.4.12 for more information on the proper oversight of this subcontractor.

The following table identifies the team members and their roles. The subsections that follow describe the roles in detail.

Table 1-3. Team Members and Signature Authority

Name	Title
<b>Signature Authority:</b>	
<NAME>	Program Manager
<NAME>	Lead FPGA Hardware Engineer
<NAME>	Independent FPGA Verification Engineer
<NAME>	Process Assurance Engineer
<b>Team Members:</b>	
<NAME>	Systems Engineer
<NAME>	Reliability & Safety Engineer
<NAME>	Hardware CBA Design Engineer
<NAME>	Configuration Management Engineer



<NAME>	Certification Authority / Certification Representative / FAA Hardware Designated Engineering Representative
--------	---

Assigned project personnel will perform the various activities identified in this plan. Key individuals are responsible for tasks assigned based on their respective area of expertise. These include Program Management, Hardware Engineering, Hardware Verification, Hardware Configuration Management, and Hardware Process Assurance. Peer Reviews will be used for all Hardware verification process activities requiring independence.

### **1.6.1 Program Manager**

The Program Manager will support preparation and implementation of various planning, requirements, and design descriptions for the project. Responsibilities include, but are not limited to, the following:

- Chairing the Engineering Review
- Developing and maintaining the project schedule
- Managing all development activities
- Assigning personnel and priorities
- Ensuring readiness for scheduled project reviews
- Resolving all process- and product-related problems/concerns
- Ensuring that the necessary equipment and tools are available for development

### **1.6.2 Hardware Engineering**

The Hardware Engineer supports the following tasks:

- Participate in Hardware requirements reviews.
- Participate in Hardware architectural design reviews.
- Participate in code reviews.
- Participate in integration reviews.
- Process Hardware Problem Reports, Change Requests, and Initial Baseline Items.
- Develop and maintain all trace matrices involving requirements, design, and code.
- Provide support for test case and procedure preparation.
- Support elemental analysis.
- Support requirements coverage analysis.

### **1.6.3 Independent Verification and Validation (V&V)**

The Independent V&V Engineer supports the following tasks:

- Participate in Hardware requirements reviews.
- Participate in Hardware architectural design reviews.
- Participate in code reviews.
- Participate in integration reviews.
- Process Hardware Problem Reports, Change Requests, and Initial Baseline Items.
- Verify all trace matrices involving requirements, design, and code.
- Create test cases and procedures.
- Execute test cases.
- Perform elemental analysis.
- Perform requirements coverage analysis.

#### **1.6.4 Hardware Configuration Management**

The hardware Configuration Management (CM) Engineer will ensure configuration control of all hardware and environmental items, as well as documentation, produced or used within the scope of this program. Details of the CM activities are identified in the Hardware Configuration Management Plan (HCMP), <COMPANY> document <doc-ref#>\_HCMP.

In summary, the Hardware CM Engineer performs the following tasks:

- Problem Reporting System Setup, Maintenance and Reporting: Administer and maintain the PRs.
- Configuration Management Hardware Library Setup, Maintenance, and Reporting: Setup, configuration, and maintenance of the code management tool.
- Revision Control: Ensures that all product releases are reproducible, versioned, dated, and archived.
- Hardware Configuration Index Preparation: Ensures that a configuration index is created for the certifiable configuration.
- Hardware Environment Configuration Index Preparation: Ensures that an HECI is created for the certifiable configuration.
- Data Configuration: Configures the Hardware life-cycle data generated during development and qualification.
- Tool and Release Archival: Performs backup and archival of all Hardware life-cycle data.
- Release Builds: Builds release configuration for test and final release.
- Archiving and safeguarding the production configuration.
- Media recreation to ensure ability to reproduce the development and verification environments, as well as the object code.
- Independent builds of released configuration for verification testing and production.
- Loading the Hardware configuration into production hardware.

Note that in the scope of this project, this role is performed by the subcontractor, who reports directly to the <COMPANY> corporate configuration management specialist.

#### **1.6.5 Hardware Process Assurance**

The hardware Process Assurance (PA) Engineer will provide independent review of all verification activities and has review responsibility for related objective evidence. Throughout the development life cycle, the Process Assurance Engineer will conduct and/or participate in all project reviews and audits. Details of the PA activities are identified in the Hardware Process Assurance Plan (HPAP), <COMPANY> document <doc-ref#>\_HPAP.

In summary, the hardware Process Assurance is responsible for the following activities:

- Approve Hardware life cycle data for transition through the development phases.
- Audits verification activities per the HPAP. The audits will include:
  - verification test witnessing
  - spot-checking of the verification environment
  - spot-checking the outputs of the verification activities
- Verifies that no conflicts exist between plans and standards.
- Participate in high-level requirements reviews and Hardware design reviews.
- Participate in code reviews as needed.
- Conduct reviews of the outputs of the Integration and Test phase.

- Conduct reviews of the test cases, procedures, and results.
- Create Hardware problem reports and validate disposition.
- Maintain all trace matrices involving testing.
- Functional Analysis – Hardware Integration Analysis
- Verify Configuration Control

To provide greater robustness of the Hardware, additional verification activities may be reviewed / witnessed by the Process Assurance Engineer as explained in the Hardware Verification Plan (HVVP), <doc-ref#>\_HVVP.

Note that in the scope of this project, this role is performed by the subcontractor, who reports directly to the <COMPANY> corporate Process/Quality Assurance specialist.

#### 1.6.5.1 Organizational Independence

The Org Chart of Figure 1-1 shows that the Process Assurance Organization is independent from Engineering. It also demonstrates that the verification and test activities are performed independently by someone other than the development engineer.

#### **1.6.6 FAA Hardware Designated Engineering Representative**

A Designated Engineering Representative (DER) will be employed to perform reviews and audits to find compliance with applicable 14 CFR's (where the FAA has delegated authority). The Hardware DER's role on this project is summarized below:

- Ensures there is tangible evidence to show that the objectives of DO-254, other applicable guidance, issue papers, and so forth are satisfied.
- Approves or recommends approval of Hardware plans, data, and compliance findings by issuing 8110-3 forms against regulations.
- Ensures that the processes established are yielding the results desired – i.e., making sure the development, verification, or integral processes are allowing the teams to satisfy the DO-254 objectives.
- Works closely with Hardware Process Assurance to ensure that processes and plans are being followed.
- Follows FAA Orders and other applicable FAA policy documents related to the designee system.
- Ensures that all open problem reports (OPRs) have been evaluated to not negatively impact safety prior to certification.
- Performs routine reviews on projects that he/she will be approving.
- Documents the review results in writing.
- Uses the FAA Hardware Review Job Aid (or other applicable document) to assist in conducting reviews.
- Informs the FAA when reviews are planned and encourages FAA involvement.
- Ensures that the project team addresses review findings/observations.
- Ensures that the ongoing verification process with project-level peers is being carried out properly.
- Prepares the development team for reviews by other designees or the FAA.

#### **1.6.7 Signature Authority Explained**

“Signature Authority”, as used herein, is a project-level approval authority that is composed

of the following members at minimum:

- Program Manager
- Hardware Lead
- Independent Verification Engineer
- Hardware Process Assurance/Quality Engineer

Other team members may be required to sign specific documents in addition to this core group, depending on the content of the document. For example, a Configuration Management Specialist is required to sign the Configuration Management Plan to acknowledge acceptance of the CM processes defined therein.

## 1.7 Acronyms and Abbreviations

*Add any of your own Acronyms that are pertinent.*

AEH	Airborne Electronic Hardware
ALU	Arithmetic Logic Unit
ARP	Aerospace Recommended Practice
ASIC	Application Specific Integrated Circuit
CBA	Circuit Board Assembly
CD	Custom Device
CEH	Complex Electronic Hardware
CFR	Code of Federal Regulations
COTS	Commercial-Off-The-Shelf
CPLD	Complex Programmable Logic Device
EASA	European Aviation Safety Agency
EUROCAE	European Organization for Civil Aviation Equipment
FFP	Functional Failure Path
FFPA	Functional Failure Path Analysis
FHA	Functional Hazard Assessment
FMEA	Failure Modes and Effects Analysis
FTA	Fault Tree Analysis
HAS	Hardware Accomplishment Summary
HC1	Hardware Control Category 1
HC2	Hardware Control Category 2
HCI	Hardware Configuration Index
HCM	Hardware Configuration Management
HDD	Hardware Design Document
HDL	Hardware Description Language
HECI	Hardware Environment Configuration Index
IP	Intellectual Property, or Issue Paper
LRU	Line Replaceable Unit
PA	(Hardware) Process Assurance
PCB	Printed Circuit Board
PHAC	Plan for Hardware Aspects of Certification
PLD	Programmable Logic Device
PSSA	Preliminary System Safety Assessment
SAE	Society of Automotive Engineers
SC	Special Committee
SEH	Simple Electronic Hardware
SSA	System Safety Assessment